Truly polymorphic circuits, whose functionality/circuit behavior can be altered using a control variable, can provide tremendous benefits in multi-functional system design and resource sharing. For secure and fault tolerant hardware designs these can be crucial as well. Polymorphic circuits work in literature so far either rely on environmental parameters such as temperature, variation etc. or on special devices such as ambipolar FET, configurable magnetic devices, etc., that often result in inefficiencies in performance and/or realization. In this paper, we introduce a novel polymorphic circuit design approach where deterministic interference between nano-metal lines is leveraged for logic computing and configuration. For computing, the proposed approach relies on nano-metal lines, their interference and commonly used FETs. For polymorphism, it requires only an extra metal line that carries the control signal. In this paper, we show a wide range of crosstalk polymorphic logic gates and their evaluation results. We also show an example of a large circuit that performs both the functionalities of multiplier and sorter depending on the configuration signal. A comparison is made with respect to other existing approaches in literature, and transistor count is benchmarked. For crosstalk-polymorphic circuits, the transistor count reduction range from 25% to 83% with respect to various other approaches. For example, polymorphic AOI21-OA21 cell show 83%, 85% and 50% transistor count reduction, and Multiplier-Sorter circuit show 40%, 36% and 28% transistor count reduction with respect to CMOS, genetically evolved, and ambipolar transistor based polymorphic circuits, respectively.
Introduction
Polymorphic circuits have found use in a myriad of application areas, ranging from enhanced functionality to resource sharing, fault tolerance, and cybersecurity. In literature, many attempts [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] for circuit-level polymorphism can be found. A simple approach is to have multiple functional blocks which are selected using a multiplexer. A variation of this approach superimposes functionalities on CMOS circuits [2] . These design approaches face key limitations such as design complexity and circuit overhead. In another category, polymorphic circuits are designed using genetic algorithms [3] [4] . In this approach, the circuit behavior is morphed using different control variables such as temperature, power supply voltage, light, control signal etc. These type of circuits are strongly dependent on conditions and technology under which they are evolved. They also suffer from inefficient circuit design problems: lack of general circuit topologies, slow and unreliable output responses, higher power consumption etc. More recently, polymorphic circuits are also designed using emerging tunable polarity transistors presented in [7] [8] . They are based on ambipolar property achievable in silicon-nanowires [7] [8] , carbon nanotubes [9] , organic layered transistors [10] etc. Though polymorphic complementary-style circuits [7] [8] using these reconfigurable p-type/n-type transistors have been designed, they require complex device engineering. Moreover, these circuits are not very compact and require additional circuitry to switch the power rails when the FETs morph as p-type/n-type. The other approaches using emerging spintronic devices were also proposed [11] , but they rely on complex information encoding scheme through spin-polarized currents and bipolar voltages etc.
In contrast to these approaches, we propose a novel solution to achieve multifunctional circuits in an efficient manner. In this approach, we embrace the increasing crosstalk signal interference at advancing technology nodes and astutely engineer it to a logic principle [1] . For operation, the transition of signals on input metal lines (including polymorphic control signal) called as aggressor nets induce a resultant summation charge on output metal line called as victim net through capacitive couplings. This induced signal serves as an intermediate signal to control thresholding devices like passtransistor or an inverter to get the desired logic output. To achieve polymorphic behavior, the victim net is influenced/biased by a control aggressor, which switches the circuit behavior to a different logic type. We demonstrate the intrinsic multifunctional ability of crosstalk polymorphic circuits (CT-P) by showing various circuit implementations. The circuits implemented are NAND2 to NOR2, AND2 to OR2, AOI21 to OAI21, AO21 to OA21, NAND3 to OAI21, AND3 to OA21, NAND3 to AOI21, AND3 to AO21, NOR3 to OAI21, OR3 to OA21, NOR3 to AOI21, and OR3 to AO21. These basic polymorphic cells are very compact and use only 3 to 5 transistors. We also demonstrate polymorphic Multiplier-Sorter circuit (a larger circuit implemented using CT-P gates) which can switch between multiplier and sorter operations depending on control aggressor voltage (low or high).
The rest of the paper is organized as follows. Section 2 describes the crosstalk (CT) computing fabric and the implementation of the fundamental logic gates in it. Section 3 presents a wide range of crosstalk-polymorphic (CT-P) circuits, including basic and complex logic functions. A cascaded circuit example and subsequent discussion on signal integrity are also presented in this section. Section 4 compares and benchmarks CT-P logic with other polymorphic circuits available in the literature. Finally, section 5 concludes the paper.
Crosstalk Computing Fabric
The logic computation in crosstalk computing fabric happens in metals lines, coupled with accurate control and reconstruction of signals in transistors. This is depicted in Fig.1 . The bottom layer in the fabric figure is for transistors performing two functions: periodically controlling the floating victim nodes and re-boosting the signals using inverters. The metal layer 1 is used for routing power rails and local interconnects. Finally, the capacitive interference of the signals for logic computation takes place in metal layer 2 (aggressor and victim nets). The inset figure illustrates the aggressor-victim scenario of crosstalk-logic; the transition of the signals on two adjacent aggressor metal lines (Ag1 and Ag2) induce a resultant summation charge/voltage on victim metal line (Vi) through capacitive coupling. Since this phenomenon follows the charge conservation principle, the victim node voltage is deterministic in nature. Therefore, it can be stated that the signal induced on the victim net possesses the information about signals on two aggressor nets, and its magnitude depends upon the coupling strength between the aggressors and victim net. This coupling capacitance is inversely proportional to the distance of separation of metal lines and directly proportional to the relative permittivity of the dielectric and lateral area of metal lines (which is length times the vertical thickness of metal lines). Tuning the coupling capacitance values using the variables mentioned above provides the engineering freedom to tailor the induced summation signal to the specific logic implementation. For example, OR gate requires strong coupling than AND gate, which can be achieved by appropriately tuning the physical dimensions and choice of high-k dielectric material.
Fundamental Logic Gates
We have introduced the crosstalk computing concept in [1] . The CTlogic can implement efficiently both linear logic functions (e.g., AND, OR etc.) and non-linear logic functions (e.g. XOR), and offers compact and effective reconfiguration between these functions (both linear to linear and linear to non-linear). In this paper, we demonstrate only linear logic functions. We next discuss the implementation of fundamental logic gates in this section. Fig.2 (i) and 2(ii) show the NAND and NOR circuits in which input aggressor nets (A and B acting as Ag1 and Ag2) are coupled to victim net (Vi) through coupling capacitances CND and CNR, respectively. A discharge transistor driven by Dis signal and an inverter is connected to Vi net as shown in the figure. The CT-logic operates in two states, logic evaluation state and discharge state (DS). During logic evaluation state, the rise transitions on aggressor nets induce a proportional linear summation voltage on Vi (through couplings) which is connected to a CMOS inverter acting as a threshold function. During discharge state (enabled by Dis signal), the floating victim node is shorted to ground through discharge transistor. This ensures the correct logic operation during the next logic evaluation state by clearing off the value from the previous logic operation. The simulation response of the designed NAND and NOR gates are shown in Fig.2(iii) , where the first panel shows the discharge pulse (Dis), the second panel shows two input signals (A and B) with 00 to 11 combinations given through successive evaluation stages (when Dis=0), and third and fourth panels show the output response of NAND and NOR gates, respectively. It is to be noted that, as the victim node is discharged to ground in every DS (Dis=1), the outputs of these gates are logic high in DS. The operation of CT logic gates would be represented functionally using a crosstalk-margin function CTM(C) which specifies that the inverter of the CT-logic gate flips its state only when victim node sees the input transitions through the total coupling greater than or equal to C. For example, as shown in the Fig.2 (i), NAND CT-margin function is CTM(2CND), which states that inverter flips the state only when victim node sees the input transitions through total coupling greater than or equal to 2CND, i.e. when both inputs are high. Similarly, for NOR gate (Fig.2(ii) ) the CT-margin function is CTM(CNR), which means the transition of any one of the aggressor is sufficient to flip the inverter, thus evaluates to NOR behavior.
Complex-Logic Gates
CT-logic can implement complex logic functions efficiently in a single stage which is discussed next. Fig.3 (i) and 3(ii) show AOI21 and OAI21 cells. ogic expression of AOI21, (AB+C)', evaluates to 0 when either AB or C, or both are 1. That means the output is biased towards the input C, i.e., irrespective of A and B values, the output is 1 when C is 1. Therefore, in Fig.3 (i), input C has the coupling 2CAO, whereas, A and B have CAO capacitance. The margin function for this gate is CTM(2CAO). The response of the circuit is shown in Fig.3 (iii), the first panel shows Dis pulse, the second shows the three input signals (A, B and C) feeding all combinations from 000 to 111 in successive logic evaluation states. The third panel shows the response of the AOI21 circuit (satisfying the logic) for the corresponding inputs above. Similarly, for OAI21 function, ((A+B)C)', the output is biased towards input C i.e., for output to be 1, C should be 1 along with A+B. Therefore, C receives 2COA, while both A and B receive COA each. So the margin function now becomes CTM(3CAO). The fourth panel in Fig.3 (iii) shows the response of OAI21 circuit for all input combinations (000 to 111).
From the above circuit implementation and their logic nature, the CT-logic gates are categorized into two types: homogeneous and heterogeneous logic gates. In homogeneous logic gates, inputs are coupled equally to the victim net (e.g., NAND and NOR) because the logic behavior is unbiased towards any particular input. With heterogeneous logic gates, inputs are coupled unequal to the victim net (e.g., AOI21 and OAI21) because the logic behavior is biased towards certain inputs (as seen with the biased inputs receiving a higher coupling in above two complex gates).
Cross-Talk Polymorphic Logic Gates
The polymorphic logic gates exhibit multiple logic behaviors by altering a control variable, as a result, increases the logic expressibility of a circuit. The CT-Polymorphic (CT-P) gates presented in this paper switch the logic behavior by using an additional control aggressor. The reconfigurability is shown between following logics: homogeneous to homogeneous logic type (e.g., AND to OR); heterogeneous to heterogeneous logic type (e.g., AO21 to OA21); and homogeneous to heterogeneous logic type (AND to AO2, AND to OA21, OR to AO21, and OR to OA21). Fig.4 (i) shows the CT-P AND-OR circuit and its response graph. As shown in the circuit diagram, inputs (A and B) and control aggressor (Ct) has the same coupling CPA (the coupling capacitance values are detailed in Table. 1). FI stage in Fig.4 (i) gives inverting function (NAND/NOR) response and F stage gives noninverting function (AND/OR). A table adjacent to circuit diagram lists the margin function and the circuit operating modes. The margin function for AND-OR cell is CTM(2CPA). When control Ct=0 it operates as an AND gate; whereas, when Ct=1 the Ct aggressor (Ag3) augments an extra charge through the coupling capacitance CPA, and biases it to operate as OR gate. Therefore, following the function CTM(2CPA), the transition of either A or B is now sufficient to flip the inverter. The same response can be observed in the simulation plots shown in Fig 
ii) (Ct) signals, the second panel shows the input combinations fed through A and B, and third panel shows the response at stage F. It can be observed that the circuit responds as AND when Ct=0 for first four input combinations (00 to 11), whereas, it responds as OR when Ct=1 during next four input combinations (00 to 11).
The next six circuits depicted in the figures 4(ii) to 4(vii) implement 3 variable polymorphic functions. Therefore, in the simulation response plots shown in Fig.4 , the input signals (A, B, C, Dis and Ct) are shown common to all circuits, while panels below are the responses of the individual circuits from Fig.4 (ii) to 4(vii). Fig.4 (ii) depicts the 3 input AND-OR gate whose margin-function is CTM(3CPB); the three inputs (A, B, and C) are given CPB coupling, whereas, Ct aggressor is given twice the inputs, i.e., 2CPB. When control Ct=0 it operates as AND3 gate. Whereas, when Ct=1, the Ct aggressor (Ag4) augments a charge through the coupling capacitance 2CPB; hence, following the function CTM(3CPB) the cell is now biased to operate as an OR3 gate. The same response can be observed in the corresponding simulation response (panel-3). The circuit responds as AND3 when Ct=0 for first eight input combinations (000 to 111); whereas, it responds as OR3 when Ct=1 during next eight combinations (000 to 111). Next, Fig.4(iii) shows the OA21-AO21 circuit which is a heterogenous-toheterogeneous polymorphism. Here, aggressors A, B, and Ct are given CPC coupling, whereas the input C is given 2CPC, and the margin function is CTM(3CPC). When control Ct=0 it operates as OA21, whereas when Ct=1, the Ct aggressor (Ag4) augments charge through the coupling capacitance CPC; hence, following the function CTM(3CPC) the cell is now biased to operate as an AO21. The same response can be observed in the simulation graph (4 th panel); the circuit responds as OA21 when Ct=0 for first eight input combinations (000 to 111), whereas, it responds as AO21 when Ct=1 for next eight combinations (000 to 111). Next, we show four different heterogeneous to homogeneous polymorphic circuits. Fig.4 (iv) depicts the AND3-OA21 circuit, where, A, B, and Ct are given CPD coupling, while input C is given 2CPD, and the margin function now is CTM (4CPD). When control Ct=0 it operates as AND3, whereas, when Ct=1, the Ct aggressor (Ag4) augments charge through the coupling capacitance CPD, hence, following the function CTM(4CPD), the cell is now biased to operate as an OA21 gate. The same response can be observed in the simulation graph (5th panel); the circuit responds as AND3 when Ct=0 for first eight input combination (000 to 111), whereas, it responds as OA21 when Ct=1 for next eight input combinations (000 to 111). Similarly, Fig.4 (v) depicts AND3-AO21 circuit, where A and B are given CPE coupling, while Ct and C are now given 2CPE coupling. The margin function here is CTM(4CPE); therefore, the circuit responds (6th panel) as AND3 for all input combinations when Ct=0, whereas, it responds as AO21 when Ct=1. Similarly, Fig.4(vi) and Fig.4 Table 1 CT-Coupling (fF) CPA response of corresponding circuits for all input combinations. When Ct=0 for first 8 input combinations, the circuits in Fig.4 (vi) and 4(vii) responds as OA21 and AO21, respectively; whereas, they both respond as OR3 when Ct=0 for next 8 input combinations. It is worth noticing that, in all the cases, the control aggressor augments the charge (when it transitions from 0 to 1) required to bias the circuit to an alternate operation.
CT-P Cascaded Circuit Example
To show the potential of CT-polymorphic logic gates, an example circuit of 2-bit multiplier-sorter (Fig.5) is implemented using the gates discussed above. The circuit uses 19 gates in total, 16 CT-gates, and 3 inverters. 8 out of 16 CT-gates are CT-polymorphic gates. Polymorphic gates are efficiently employed to switch between the multiplier and sorter operations. A control signal (Ct) is used to switch between the operations, Ct=0 is a multiplier and Ct=1 is Sorter. Fig.6 shows the simulation response of the circuit. Different operating modes of the circuit are annotated on top( Fig.6 10  10  01  01  10  10  11  11  01  01  10  10  00  00  01  01   11  11  01  01  01  01  01  01  10  10  10  10  11  11 
Discussion about Signal Integrity
As shown in [1] , the actual computation in CT-logic happens in the nano-metal lines. However, to construct the larger circuits, the output voltage needs to be robust and possess enough drive-strength to drive the fan-out loads. These issues are addressed by connecting the victim node to a CMOS inverter. It provides good noise margins to the signals, and acts as a regenerative Boolean threshold function; that is, it detects the logic levels computed on victim node and restore them to full swing (the victim voltages below the low logic threshold are restored to a logic high and voltages above the high logic threshold are restored to logic low). Nevertheless, this topology makes the CT-gates inverted logic functions (NAND, NOR etc.). For non-inverting logic functions (AND, OR etc.), an extra inverter is connected which also improves the signals further. This can be observed from the responses of inverting gates (Fig. 2 & 3) and non-inverting gates (Fig.4) wherein later case output signals are more robust. Also, it can be observed from Multiplier-Sorter results (Fig.6 ) that, the responses are robust in cascaded topology, and hence scalable to larger designs.
The other issue CT-cascaded topology faces is CT-logic specific monotonicity problem; which is, the CT-logic gates need the input signal transitions from 0 to 1 during each logic evaluation state for correct logic operation. If a logic high is retained on the victim node from the previous operation it leads to logic failure. For example, when a given CT-logic gate is driven by another inverting CT-logic gate (NAND, NOR etc..), it receives a logic high during DS. This logic high would be carried to next evaluation state, which prevents the 0 to 1 signal transitions and leads to logic failure. This issue is resolved in this paper by using a Pass-Gate (PG) solution (as depicted in inset figure in Fig.5 ). In PG, the inverting and non-inverting gate interfaces are connected through a transmission gate. The aggressors connected to these transmission-gates are discharged to ground in every DS (during which the transmission gates passing the inputs are shutoff), and input signals are passed afresh during each evaluation state; thus, fixes the monotonicity problem. The other solution is by using a different set of CT-logic gates that operate on inputs' falling edge transitions, which are not presented here. Thus, a fully working largescale compact polymorphic circuits, with reduced size, improved performance and power can be achieved using CT-logic style.
Comparison of Polymorphic Technologies
The crosstalk polymorphic (CT-P) logic technology is compared and benchmarked (Table. 2) with respect to existing polymorphic approaches available in the literature. Different technology, device, and circuit metrics such as process node dependency, scalability, working mechanism, control parameter, performance trade-offs, and transistor count are compared and benchmarked. The CT-polymorphic approach compared to other approaches is a very compact implementation, friendly to advanced technology nodes, and scalable to the larger polymorphic system. In addition, the working mechanism is simple and reliable. The benefits in performance metrics such as area, power, and performance are also best compared to any other approaches. Deliberate and very fast reconfigurability is achievable by using a control signal. The benchmarking of transistors count requirement for basic, complex and cascaded logic cases are given in the table. The complex gates listed for other approaches are constructed by cascading polymorphic NAND-NOR, AND-OR gates presented in [5] [6] [7] [8] . The CT-P approach consumes fewer transistors than any other approach, and moreover, a wide range of compact singlestage complex-logic implementations like in CT-P logic was not reported in other approaches. The traditional approach ('CMOS' column in the table) is multiplexer based, where independent standalone circuits are designed and selected through a multiplexer. Though this approach is mainstream and can be implemented in any technology node (we have designed in 16nm), it consumes very large resources as listed in the table. Evolved circuits [3] are unconventional circuit structures evolved/synthesized using genetic algorithms. These circuits are strongly technology dependent (implemented .35um in [4] ) and work only in special condition under which they are evolved, therefore, they are not adaptable to advanced technology nodes. Furthermore, they are inefficient in design; they suffer from unreliable responses (weak output logic level), lower input impedance, and highpower consumption etc. Hence, they are not scalable to larger designs and not usable as generic building blocks for digital polymorphic circuits. Next, to compare with emerging reconfigurable transistors we have considered ambipolar Si nanowire FET (SiNWFET) by De Marchi et.al [7] . In this approach, a nanowire transistor can be configured to either n-type or p-type with a control voltage.
imitations of this approach are, density benefit is less, additional circuitry is required to swap power rails for pull-up and pull-down networks, non-robust device response, and requirement of complex manufacturing steps. The other alternate approaches using emerging spintronic devices were also proposed [11] . However, they rely on complex information encoding schemes through spin-polarized currents and bipolar voltages. Consequently, they are a significant departure from existing computational device and circuit paradigms.
Conclusion
We have discussed in this paper, a novel polymorphic logic fabric based on crosstalk-logic style. We have demonstrated polymorphic logic behavior between the following functions, AND2-OR2, AND3-OR3, AO21-OA21, AND-AO21, AND3-OA21, OR3-AO21, and OR3-OA21. A cascaded circuit example of multiplier-sorter is also presented. Our circuit evaluation and benchmark comparisons show that CT-P logic approach is very compact (i.e less device count) and efficient than any other polymorphic approach. The transistor count reduction with respect to different approaches ranges from 25% to 83%. For example, CT-P AOI21-OA21 cell shows 83%, 85% and 50% transistor count reduction, and multiplier-sorter circuit shows 40%, 36% and 28% transistor count reduction with respect to CMOS, genetically evolved, and ambipolar transistor based polymorphic circuits, respectively. Moreover, all CT-P logic gates are uniform, modular and generic in structure, and thus scalable to larger polymorphic digital systems. 
